

SHORT COURSE ON

Modeling and Simulation of Nano-Transistors





Website http://www.iitk.ac.in/nanolab/sc2020

Registration Form

http://www.iitk.ac.in/nanolab/sc2020

Registration Fee *

Industry/R&D Labs: Rs. 25,000 Faculty: Rs. 5,000 Students: Rs. 5,000

*Registration Fee includes course fee, accommodation, meals, printed lecture notes and stationery.

Coordinator

Prof. Y. S. Chauhan, IIT Kanpur Contact nanolab.iitk@gmail.com



B. Iniguiz

URV Spain

Fellow IEEE



Fellow IEEE



S. Mahapatra Dept. of EE **IIT Bombay**



Fellow IEEE

Y. S. Chauhan Dept. of EE **IIT Kanpur**













Patrick Fay Univ. of Notre Dame

Fellow IEEE

Samar Saha IEEE-EDS

A. Dutta Dept. of EE IIT Kanpur

A. Verma Dept. of EE IIT Kanpur

S. S. K. Iver Dept. of EE IIT Kanpur



- **Topics:**
- VLSI design and Nanoelectronics
- Physics and Operation of MOSFET
- SPICE and Circuit simulation
- TCAD simulation: Theory and demonstration •
- Compact Modeling: Theory and demonstration
- Scaling and Moore's Law
- Nano-Transistors: FinFET, FDSOI, Negative Capacitance FET •
- Nanosheet FETs, 2D-FETs etc.
- Characterization: Current and capacitance measurement •
- **RF CMOS and GaN High Electron Mobility Transistors**

Also included:

- Laboratory visits and RF transistor measurement
- New research problems in Nanoelectronics
- How to write research project and papers

Target Audience:

Faculty members, practicing engineers & students.

Hands-on Sessions: Verilog-A coding, SPICE ckt. Simulation, TCAD Simulation, Parameter Extraction

SPEAKERS

Fellow IEEE