

New Feedback, Constant Current, and Constant Drain Bias Test for Amorphous-Silicon Backplane of Active-Matrix Organic Light-Emitting Diode Displays

Yuichi Maekawa, Koichi Miwa, Shinya Ono, and Takatoshi Tsujimura

Product Development, OLED Products, Kodak Japan Ltd
 DaVinci BOSEI 3-20-7, Shin-Yokohama, Yokohama-shi, Kanagawa, 222-0033, Japan
 yuichi.maekawa@kodak.com

Abstract: A new feedback constant current bias and temperature stress (feedback CC-BTS) test and its system are proposed and were developed to characterize the instability issue of amorphous-silicon TFTs during compensation to enable amorphous-silicon-driven active-matrix organic light-emitting diode displays (AMOLEDs). By using this system, it is possible to apply to TFTs mostly the same stress as occurs in pixel circuits with compensation schemes and can predict accurate display lifetime compared with the conventional lifetime estimation.

Keywords: Amorphous-silicon; TFTs; AMOLEDs; threshold voltage; instability; feedback CC-BTS.

Introduction

AMOLEDs have a great potential for high image quality and low manufacturing cost compared with AMLCDs. Recently, AMOLEDs using a-Si:H TFTs were demonstrated; these are essential technologies for large-size displays, especially TVs, and they have low manufacturing cost [1,2,3]. However, the instability of a-Si:H TFTs is yet a fundamental issue. What is required is not only the compensation circuit but also further understanding of the instability for realization of TV applications, which require high image quality and long lifetimes.




Figure 1. Diagram of a pixel circuit with compensation schemes.

Figure 1 shows a diagram of a pixel circuit with compensation schemes of AMOLEDs. The circuit works to program $v_{data} + V_{th}$ on the gate node of DTFT and the drain current of DTFT to supply to OLED is dependent on the V_{th} shift. Therefore, DTFT is stressed under an almost constant current. The drain-source voltage of DTFT is mostly constant. Strictly speaking, the voltage rise of OLEDs is observed when they age. On the other hand, a-Si:H TFTs are used as switching devices and are stressed under constant voltage in AMLCDs. The instability of a-Si:H TFTs has been studied predominately under constant voltage conditions

to characterize a-Si:H TFTs as switching devices [4,5,6]. Hence, it is necessary to understand the instability of a-Si:H TFTs under constant current and constant drain bias conditions in order to characterize a-Si:H TFTs as driving devices in pixel circuits with compensation schemes.

In this paper, we propose the feedback CC-BTS system that enables one to apply to TFTs mainly the same stress as that which occurs in pixel circuits with compensation schemes. Drain current is kept at constant by OP-AMP, which controls gate node with constant drain bias.




Figure 2. Block Diagram of the CC-BTS system.

Experimental

Figure 2 shows the block diagram of the feedback CC-BTS system consisting of a semiconductor parameter analyzer 4155C, a printed wired board (PWB), a digital multimeter, a thermal chuck, and a personal computer to control the system and to save the data from the 4155C and the digital multimeter. The PWB has an 8-channel constant current controlled by the OP-Amp, which can set current, drain voltage controlled by a D-A converter, and an 8-channel multiplexer for I-V measurement in sequence. It is important for the precise measurement to reduce the leak current in the PWB. To reduce the leak current of the sensitive signals,

1. high isolation resistance of mechanical relay: $10^{14} \Omega$;
2. Teflon[®] standoff;

- either add the guards at the same voltage as the signals or replace by coaxial cable, which is at the same voltage outside as the signal is inside;

are employed. As a result, the leak current is suppressed less than 5 pA.

The feedback constant current included in the PWB, shown in Figure 3 as a simple diagram, differs from the well-known gated-diode constant current shown in Figure 4 [8]. Although drain voltage is kept at constant voltage in the feedback constant current, drain voltage rise is observed in the gated-diode constant current. Therefore, it cannot apply the same stress to TFTs that occurs in pixel circuits with compensation schemes.




Figure 3. Feedback constant current simple diagram.



Figure 4. Gated diode simple diagram.




Figure 5. The feedback CC-BTS-induced ΔV_{g_stress} and ΔV_{g_Id-Vg} as a function of the stressing time under various interruption times. The short interruption time for the Id-Vg measurement is 10 times shorter than the long interruption time. $\Delta V_{g_stress} = V_{g_stress}(t) - V_{g_stress}(0)$, $\Delta V_{g_Id-Vg} = V_{g_Id-Vg}(t) - V_{g_Id-Vg}(0)$, $V_{g_Id-Vg} = V_g$ at stress current.

Results and Discussion

We have performed feedback CC-BTS measurements in the saturation operation regime by the developed system while monitoring the gate node voltage simultaneously, which controls the drain current as constant by a feedback loop, as shown in Figure 4. The stressing was interrupted at pre-established time intervals and Id-Vg transfer characteristics were measured. The same voltage was applied to the drain node in the Id-Vg measurement as was applied in stressing during Id-Vg measurements.


Figure 6 shows normalized ΔV_{g_Id-Vg} -normalized ΔV_{g_stress} . ΔV_{g_stress} 's in Figure 6 are ΔV_{g_stress} 's just before the interruption for Id-Vg transfer characteristics measurement. The slope of $\Delta V_{g_Id-Vg} - \Delta V_{g_stress}$ is 0.96 in the short interruption, and in contrast, 0.84 in the long interruption. The short interruption is the modified software sequence during the interruption. The short interruption is 10 times shorter than the long interruption. Although the slope should be 1 in the idealized situation, in the actual measurements, the difference between ΔV_{g_Id-Vg} and ΔV_{g_stress} is observed because of the charge relaxation from interfacial trapping levels in the interruption time [6]. It is important to suppress the effect of relaxation for characterization ΔV_{th} as a function of

the stressing time. The system puts into place that the slope of $\Delta V_{g_Id-Vg} - \Delta V_{g_stress}$ is 0.96.

Figure 7 shows normalized ΔV_{th} -normalized ΔV_{g_Id-Vg} . $\Delta V_{th} = V_{th}(t) - V_{th}(0)$. V_{th} is extracted by extrapolating a straight-line fit using plot $\sqrt{Id-Vg}$ for the slope at $\max(\delta(\sqrt{Id})/\delta(Vg))$ to the gate voltage axis. The slopes of $\Delta V_{th} - \Delta V_{g_Id-Vg}$ are 1.08 in the short interruption and 1.09 in the long interruption. The slopes are independent of the interruption time. It appears that the relaxation impact is negligibly small. Because $\max(\delta(\sqrt{Id})/\delta(Vg))$, V_{th} is extracted from this, consists of a small number of measured points per Id-Vg measurement, and takes less than 2 s to measure these points. The time to measure these points is significantly short compared with the interruption time. The slopes are independent of the stressing time as well. This result indicates that it is possible to understand ΔV_{th} as a function of the stressing time from,

- ΔV_{g_stress} ;
- an Id-Vg measurement before starting feedback CC-BTS measurement to understand the ratio of $\Delta V_{th}/\Delta V_{g_Id-Vg}$;

and the stressing interruptions for Id-Vg measurement, which may cause inaccuracies as a result of charge




detrapping in lifetime prediction, are not required at pre-established time intervals by using this system.

Figure 6. Normalized $\Delta V_{g_{id-Vg}}$ -normalized $\Delta V_{g_{stress}}$. The dashed lines are straight-line fit, respectively.

Conclusion

A new feedback constant current bias and temperature



stress (feedback CC-BTS) test and its system are proposed and developed, as shown in Figure 8. It is a powerful tool used to understand the detail of instability of a-Si:H TFTs as driving devices for AMOLEDs.




Figure 8. The printed wired board of the feedback CC-BTS system

Figure 7. Normalized ΔV_{th} -normalized $\Delta V_{g_{stress}}$. The dashed lines are straight-line fit respectively.

References

1. Tsujimura, T., et al., *Digest of the SID 2003 conference*, 2003, p.6.
2. Shirasaki, T., et al., *Digest of the SID 2004 conference*, 2004, p.1516.
3. Chung, K., et al., *Digest of the IMID 2005 conference*, 2005, p.781.
4. Powell, M. J., *Applied Physics Letters*, vol. 43, p.597, 1983.
5. Powell, M. J., et al., *Applied Physics Letters*, vol. 51, p.1242, 1987.
6. Libsch, F. R., et al., *Applied Physics Letters*, vol. 62, p.1286, 1993.
7. Jahinuzzaman, S. M., et al., *Applied Physics Letters*, vol. 87, p. 023502, 2005.