# Impact ionization model for kink effect in Poly-Si TFTs for display devices

Navneet Gupta<sup>1</sup> and B.P.Tyagi<sup>2</sup>

<sup>1</sup>Physics Group, Birla Institute of Technology and Science, Pilani-Goa Campus, Goa, India, pin: 403726 navneet\_dun@rediffmail.com

<sup>2</sup>Department of Physics, D.B.S (PG) College, Dehradun, Uttranchal, India, pin: 248001

tyagibp@hotmail.com

**Abstract:** The last decade has witnessed a tremendous progress in the field of flat panel displays using polycrystalline silicon thin-film transistors (TFTs)-LCDs. But as we know that polysilicon TFTs suffers from several undesired effects and kink effect is one of them. In this paper kink effect in poly-Si TFTs is studied by developing an impact ionization model using a quasi-two-dimensional approach. It is found that lower gate voltage results in a more prominent kink effect. It is also observed that the drain current increases at higher drain voltage which is due to the increase in carrier density due to the impact ionization. In order to verify the validity of the developed model, the computed variations are compared with the experimental results and the agreement found is quite reasonable.

#### Introduction

It is well known that the output characteristics of poly-Si TFTs exhibit an anomalous current increase at high drain voltages, often called "kink effect" [1]. This effect results in an increase of the output conductance and, therefore, increases, in digital circuits, the power dissipation and slightly degrades the switching characteristics, while, in analogue circuit applications, it reduces the maximum attainable gain as well as the common mode rejection ratio. Since, the poly-Si TFT circuits employ relatively higher supply voltages; the electric field in the saturation region tends to be very high. So it is important to study and develop the model which remains valid in the saturation region.

To achieve a physical insight on the kink effect several authors have performed two-dimensional (2-D) numerical simulation [1-2]. In particular, this effect is originated by impact ionization at the drain end of the channel, where the electric field is larger. In this study kink effect in poly-Si TFTs is studied by using a quasitwo-dimensional approach.

### Theory

Assuming that polysilicon material used in the channel of TFTs is composed of a linear chain of identical silicon crystallites (grains) having a grain size of  $D_G$ , separated by the regions with high density of impurities called grain boundaries (GBs) which are straight and perpendicular to the carrier flow. It contains  $N_T$  (cm<sup>-2</sup>) number of traps located at energy  $E_T$  with respect to the intrinsic Fermi level.

The drain current for the output characteristic of a poly-Si TFT is given by

$$I_{\rm D} = (\mu_{\rm eff} Z C_{\rm ox}/D) [(V_{\rm G} - V_{\rm T}) V_{\rm D} - V_{\rm D}^2/2]$$
(1)

where Z/D is the channel width to length ratio and  $\mu_{eff}$  is the effective carrier mobility in the channel of a poly-Si TFT.

On the basis of the quasi-two-dimensional approach a Gauss box is defined from the position where the electron starts to travel at a saturated velocity to the drain edge in the whole thin film region. Considering the electron density n and the average trapped charge density  $N_T$  /D\_G and  $N_A$  in the Gauss box as shown in figure 1, one obtains

$$\mathbf{D.dl} = -\mathbf{q} \int_{0}^{y} \int_{0}^{\gamma t_{i}} (\mathbf{N}_{T} / \mathbf{D}_{G} + \mathbf{n} + \mathbf{N}_{A}) dx \, dy$$
$$= \int_{0}^{\gamma t} \varepsilon_{s} [\mathbf{E}_{y} - \mathbf{E}(0)] dx - \int_{0}^{y} \varepsilon_{ox} \mathbf{E}_{x} \, dy$$
$$0 \qquad (2)$$

where **D** is the electric displacement vector perpendicular to the path,  $\gamma$  is the modeling parameter,  $\varepsilon_{ox}$  is the permittivity of oxide and E(0) is the *y* component of the electric field at the pinch-off point (*y*=0), which is the location where the channel potential reaches saturation. In the channel region of poly-Si TFT below SiO<sub>2</sub> layer, the *x* component of the electric field is

$$E_{x} = C_{ox}[V_{G} - V_{T} - V(y)]/\varepsilon_{ox}$$
(3)

where V(y) is the channel potential and  $E_y$  is the y component of field at location y.

From eq.(2)-(4) one obtains:

$$E_{y} - E(0) + (C_{ox} / \varepsilon_{s}\gamma t_{i}) \int_{0}^{y} V(y) dy = [(-q/\varepsilon_{s})/(N_{T} / D_{G} + N_{A}) + (C_{ox} / \varepsilon_{s}\gamma t_{i}) V_{SAT}] y$$
(4)

Differentiating both sides of eq. (6) and from eqs. (2) and (3), one obtains

$$\begin{aligned} &d^{2} V(y)/dy^{2} - (C_{ox} / \varepsilon_{s} \gamma t_{i}) V(y) = (q/\varepsilon_{s}) (N_{T} / D_{G} + N_{A}) - (C_{ox} / \varepsilon_{s} \gamma t_{i}) V_{DSAT} \end{aligned}$$

Solving the differential equation we get

where  $\delta = \sqrt{(C_{ox} / \epsilon_s \gamma t_i)}$ 

Now using the boundary conditions: at y = 0,  $V(y) = V_{DSAT}$  and E(y) = -Ec (critical electric field) we get

 $\begin{array}{l} C_{1}=0.5\;[(q\,/\,\epsilon_{s}\delta^{2})(N_{T}\,/D_{G}+N_{A})+Ec\,/\delta] \text{ and } \\ C_{2}=0.5\;[(q\,/\,\epsilon_{s}\delta^{2})(N_{T}\,/D_{gG}+N_{A})-Ec\,/\delta] \end{array}$ 

At drain,  $V(d_s) = V_D$ , From eq (6), the length of the post-saturation region is:

The current as a result of impact ionization (avalanche) is [3]

$$I_{av} = I_{DSAT} \left( M_{av} - 1 \right) \tag{8}$$

where  $M_{av}$  is the avalanche multiplication factor, which is related to the lateral electric field in the device by the electron impact ionization coefficient [ $\alpha \exp(-\beta / E_y)$ ]. By integrating the electron impact ionization factor throughout the post-saturation region, the avalanche multiplication factor is obtained as

$$M_{av} = \int_{0}^{d_{s}} \left[ \alpha \exp \left( -\beta / |E_{y}| \right) dy = \int_{0}^{V_{D}} \left[ \alpha \exp \left( -\beta / |E_{y}| \right) / |E_{y}| dv \right] V_{DSAT}$$
(9)



Figure 1: Cross section of the inversion-type poly-Si TFT used for impact ionization modeling.

From eq (5), the lateral electric field is given by

$$\begin{split} E_{y} &= \{\delta^{2}V(y)^{2} + \left[(2q / \epsilon_{s})(N_{T} / D_{G} + N_{A}) - 2\delta^{2}V_{DSAT}\right]V(y) \\ &- \left[(2q / \epsilon_{s})(N_{T} / D_{G} + N_{A})V_{DSAT} - \delta^{2}V_{DSAT}^{2} - E_{c}^{2}\right]\}^{1/2} \end{split}$$
(10)

At drain, the electric field can be written as:

$$E_{yd} = \{\delta^{2}V_{D}^{2} + [(2q / \epsilon_{s})(N_{T} / D_{G} + N_{A}) - 2\delta^{2}V_{DSAT}] V_{D} - [(2q / \epsilon_{s})(N_{T} / D_{G} + N_{A})V_{DSAT} - \delta^{2}V_{DSAT}^{2} - E_{c}^{2}]\}^{1/2}$$
(11)

From eq (9) and (11), the electron multiplication factor becomes

$$M_{av} \approx 1 + (\alpha/\delta) (E_{yd} / \beta - E_{yd}^2 / \beta^2 + E_{yd}^3 / \beta^3) e^{-\beta/Eyd}$$
(12)

The drain current, which is composed of the avalanche current  $(I_{av})$  and  $I_{DSAT}$ , with kink effect becomes

$$I_{\rm D} = M_{\rm av} \, I_{\rm DSAT} \tag{13}$$

For small values of  $V_D$ , kink effect is negligible; hence  $M_{av} = 1$ .

#### Discussion

The parameters used in the analysis are shown in Table 1. Figure 2 shows the computed I<sub>D</sub>-V<sub>D</sub> characteristics of poly-Si TFT for different gate voltages and shows the effect of impact ionization, where a lower gate voltage results in a more prominent kink effect. This is attributed to the fact that the maximum electric field decreases with increase in the gate voltage (V<sub>G</sub>) and also the intensity of carrier generation decreases with increase in the  $V_{G}% ^{\prime}(t)$  . This is because the lateral component of the electric field at the drain end, which is responsible for the generation of charge carriers, decrease with increasing gate voltage, for a constant drain voltage. It is also observed that the drain current increases at higher drain voltage which is due to the increase in carrier density due to the impact ionization. In order to verify the validity of the developed model, the computed variations at  $V_G = 7$  volt are compared with the experimental results of L.Mariucci et. al.[4]. A very good agreement has been obtained between experimental results and computed values.



**Figure 2**:  $I_D$ - $V_D$  characteristics of poly-Si TFT for different  $V_G$ . Triangles are experimental results.

## N. Gupta

Symbol		Value
1.	Ec	9.0 <i>x</i> 10 <sup>4</sup> V/cm
2	Y	0.9
3	α	2.0 <i>x</i> 10 <sup>6</sup> cm <sup>-1</sup>
4	β	1.46 <i>x</i> 10 <sup>6</sup> V/cm
5	Vsat	6.0 <i>x</i> 10 <sup>6</sup> V/cm
6	C <sub>ox</sub>	354 µF/m²
7	ti	200 nm
8	N <sub>T</sub>	2.0 x 10 <sup>12</sup> cm <sup>-2</sup>
9	$D_G$	100 nm
10	NA	10 <sup>16</sup> cm <sup>-3</sup>
11	εs	104.43 x 10 <sup>-12</sup> C <sup>2</sup> /Nm <sup>2</sup>

Table1: Parameters of the poly-Si TFT used in the analysis of kink effect

## References

- Valdinoci, M., Colalongo, L.; Baccarani, G.; Fortunato, G.; Pecora, A.; Policicchio, "Floating body effects in polysilicon thin film transistors" *IEEE Trans. Electron Dev.*, vol.44, pp.2234-2241, 1997.
- Hack, M and Lewis, A.G., "Influence of trap on the characteristics of thin film transistors" *J. Non-Cryst. Solids*, vol.137, pp.1229-1232, 1991.
- Hsu, F.C., Ko, P.K., Tam, S., Hu, C. and Muller, R.S., "An Analytical Breakdown Model for Short-Channel MOSFET's", *IEEE Trans Electron Dev.*, vol.29, pp.1735-1740, 1982.
- Mariucci, L., Fortunato, G., Bonfiglietti, A., Cuscuna, M., Pecora, A. and Valletta, A., "Polysilicon TFT structures for kink-effect suppression" *IEEE Trans. Electron. Dev.*, 51, 1135-1141, 2004.